


INTEL ADVISOR: ROOFLINE AUTOMATION

Intel Software and Services, 2017


Zakhar Matveev, PhD, Product architect


5 Steps to Efficient Vectorization - Vector Advisor

(part of Intel® Advisor, Parallel Studio, Cluster Studio 2016)




Vectorization Analysis Workflow





Quickly **characterize** the efficiency of your code: Advisor Summary.



Use the summary view to quickly <u>characterize</u> your program

Time in Scalar vs. Vector loops. SIMD Efficiency.

Focus on Hottest kernels

Advisor <u>Survey</u>: **Focus + Characterize.**

One stop shop.

vectorization? Where should I add vectorization and/or threading parallelism? Intel Advisor XE 2010 Elapsed time: 9.49s U Vectorized Not Vectorized FILTER: All Modules ✓ All Sources ✓ All Threads Loops Summary Survey Report Sefinement Reports Annotation Report Vectorized Loops Function Call Sites and Loops Self Time▼ Total Time Why No Vectorization? Vector Issues Type Vect... Efficiency Gain... VL (... 🛨 🖰 [loop in matvec at Multiply.c:72] ~ 9 1 Inefficient ... 5.281s 5.281s C Vectorized (Bo., 2.19x ± [™] [loop in matvec at Multiply.c:66] 2.828s 2.828s AVX ~91% 3.65x 1 Ineffective ... Vectorized (Bo... [Ioop in matvec at Multiply.c:49] 0.531s 0 5.812s Scalar [] [loop in matvec at Multiply.c:49] 0.516s I 3,344s Scalar □ ⑤ [loop in matvec at Multiply.c:85] ↑ Assumed d... 0.063s1 0.063s1 Scalar vector ndence... □ [loop in main at river.c:151] ■ loor function ... 0.016s1 9.297s (Scalar ± 🗸 [loop in matv Multiply.c:49] 0.000s I Scalar **HOW** to improve **ISA** Efficiency hotspots performance

All the data you need for effective vectorization



What prevents

Advisor Memory Access Pattern (MAP): know your access pattern

Unit-Stride access


for (i=0; i<N; i++)
A[i] = C[i]*D[i]

Constant stride access


for (i=0; i<N; i++)
point[i].x = x[i]</pre>

Variable stride access

for (i=0; i<N; i++)
A[B[i]] = C[i]*D[i]



Am I bound by VPU/CPU or by Memory? ROOFLINE ANALYSIS



From "Old HPC principle" to modern performance model

"Old" HPC principles:


- 1. "Balance" principle (e.g. Kung 1986) hw and software parameters altogether
- 2. "Compute Density", "intensity", "machine balance" (FLOP/byte or Byte/FLOP ratio for algorithm or hardware). E.g. Kennedy, Carr: 1988, 1994: "Improving the Ratio of Memory operations to Floating-Point Operations in Loops".

More research catalyzed by memory wall/ gap growth and by GPGPU

- **2008**, **Berkeley**: generalized into Roofline Performance Model. Williams, Waterman, Patterson. "**Roofline**: an insightful visual performance model for multicore"
- **2014**: "Cache-aware Roofline model: " Ilic, Pratas, Sousa. INESC-ID/IST, Technical Uni of Lisbon.



Memory Wall



Patterson, 2011

From "Old HPC principle" to modern performance model

"Old" HPC principles:

- 1. "Balance" principle (e.g. Kung 1986) hw and software parameters altogether
- 2. "Compute Density", "intensity", "machine balance" (FLOP/byte or Byte/FLOP ratio for algorithm). E.g. Kennedy, Carr: 1988, 1994: "Improving the Ratio of Memory operations to Floating-Point Operations in Loops".

More research catalyzed by memory wall/ gap growth and by GPGPU:

- **2008**, **Berkeley**: generalized into Roofline Performance Model. Williams, Waterman, Patterson. "**Roofline**: **an insightful visual performance model for multicore**"
- **2014**: "Cache-aware Roofline model: " Ilic, Pratas, Sousa. INESC-ID/IST, Technical Uni of Lisbon.

From "Old HPC principle" to modern performance model


"Old" HPC principles:

- 1. "Balance" principle (e.g. Kung 1986) hw and software parameters altogether
- 2. "intensity", "machine balance" (FLOP/byte or Byte/FLOP ratio for algorithm or hardware). E.g. Kennedy, Carr: 1988, 1994: "Improving the Ratio of Memory operations to Floating-Point Operations in Loops ".


More research catalyzed by memory wall

- 2008, Berkeley: generalized into Roofline Performance Model. Williams, Waterman,
 Patterson. "Roofline: an insightful visual performance model for multicore"
- 2014: "Cache-aware Roofline model: " Ilic, Pratas, Sousa. INESC-ID/IST, Technical Uni of Lisbon.


Density, Intensity, Machine balance




Roofline Automation in Intel® (Vectorization) Advisor 2017




Roofline model: Am I bound by VPU/CPU or by Memory?



What makes loops A, B, C different?



Advisor Roofline: under the hood



Getting Roofline in Advisor


1. Survey Target								
Collect	Þìi		<u>}_</u>					
1.1 Find Trip Counts and FLOPS								
▶ Collect								

	FLOP/S = #FLOP/Seconds	Seconds	#FLOP Count - Mask Utilization - #Bytes
	Step 1: Survey - Non intrusive. Representative - Output: Seconds (+much more)	✓	
₽	Step 2: FLOPS - Precise, instrumentation based - Physically count Num-Instructions - Output: #FLOP, #Bytes		<u> </u>

Mask Utilization and FLOPS profiler

- Long-waiting in HPC: accurate HW independent FLOPs measurement tool
- Not just count FLOPs. Has following additions:
 - (AVX-512 only) Mask-aware. Masked-Memory/Unmasked-Compute pattern aware
 - Unique capability to correlate FLOPs with performance data (obtained without instrumentation). Gives FLOPs/s.
- Lightweight instrumentation, PIN-based, benefits from "threadchecker tools" and more generally Advisor framework integration.

Why Mask Utilization Important?




100%

Why Mask Utilization Important?

3 elements suppressed

62.5%




AVX-512 Mask Registers

8 Mask registers of size 64-bits

- k1-k7 can be used for predication
 - k0 can be used as a destination or source for mask manipulation operations

4 different mask granularities. For instance, at 512b:


- Packed Integer Byte use mask bits [63:0]
 - VPADDB zmm1 {k1}, zmm2, zmm3
- Packed Integer Word use mask bits [31:0]
 - VPADDW zmm1 {k1}, zmm2, zmm3
- Packed IEEE FP32 and Integer Dword use mask bits [15:0]
 - VADDPS zmm1 {k1}, zmm2, zmm3
- Packed IEEE FP64 and Integer Qword use mask bits [7:0]
 - VADDPD zmm1 {k1}, zmm2, zmm3




		Vector Length									
		128	256	512							
	Byte	16	32	64							
	Word	8	16	32							
element	Dw ord/SP	4	8	16							
size	Qw ord/DP	2	4	8							



Survey+FLOPs Report on AVX-512: FLOP/s, Bytes and AI, Masks and Efficiency



General efficiency (*FLOPS*) vs. VPU-centric efficiency (Vector Efficiency)




Interpreting Roofline Data: advanced ROI analysis.

Final Limits

(assuming perfect optimization)


Long-term ROI, optimization strategy



Current Limits

(what are my current bottlenecks)


Next step, optimization tactics



BACKUP

Batch Mode Workflow Saves Time

Intel® Advisor - Vectorization Advisor



Run several analyses in batch as a single run

Contains pre-selected criteria for advanced analyses

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2015, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Configurations for Binomial Options SP



Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees

Platform Hardware and Software Configuration

6																	
	Unscaled																
	Core			L1					Memory		H/W						
	Frequenc	Cores/	Num	Data	L1 I	L2	L3		Frequenc	Memory	Prefetchers	HT	Turbo		O/S	Operating	Compiler
Platform	у	Socket	Sockets	Cache	Cache	Cache	Cache	Memory	у	Access	Enabled	Enabled	Enabled	C States	Name	System	Version
Intel® Xeon™														Disable	Fedora	3.11.10-	icc version
5472 Processor	3.0 GHZ	4	2	32K	32K	12 MB	None	32 GB	800 MHZ	UMA	Υ	N	N	d	20	301.fc20	14.0.1
Intel® Xeon™									1333					Disable	Fedora	3.11.10-	icc version
X5570 Processor	2.93 GHZ	4	2	32K	32K	256K	8 MB	48 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™									1333					Disable	Fedora	3.11.10-	icc version
X5680 Processor	3.33 GHZ	6	2	32K	32K	256K	12 MB	48 MB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™ E5									1600					Disable	Fedora	3.11.10-	icc version
2690 Processor	2.9 GHZ	8	2	32K	32K	256K	20 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Intel® Xeon™ E5																	
2697v2									1867					Disable	Fedora	3.11.10-	icc version
Processor	2.7 GHZ	12	2	32K	32K	256K	30 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	301.fc20	14.0.1
Codename									2133					Disable	Fedora	3.13.5-	icc version
Haswell	2.2 GHz	14	2	32K	32K	256K	35 MB	64 GB	MHZ	NUMA	Υ	Υ	Υ	d	20	202.fc20	14.0.1



